You need to unblock this content by setting your broser.
ブラウザーはこの内容をブロックしないように設定してください。

INFO:
Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.
HDL Coder Clock Rate Pipelining, Part 1: Introduction - MATLAB & Simulink